
FIGURE 18



R

G


R


В

В

FIGURE IA

Fig. 2 Camera Block Diagram





B

G

B

G

B

Fig. 3B

00...

HZ

Register Register


Horizontal

HIB

HIA


FIG 5

Still mode timing diagram



## Pseudo-Interlace mode timing diagram








Fig. 7






Fig. 8 Preview Mode LCD Processing




## Image exposure / white balance statistics

Calculate average signal level in 4 x 6 matrix of blocks for each of R,G, and B.




F16. 9A

## Image focus statistics



FI6.9B

Fig. 10 Still Mode Image Processing






FIG. 12

SENSOR DRIVERS

SENSOR TIMING
CIRCUIT

28

104

MUX

CONTROL
INTERFACE
152

100

OSC.